Hardware Description Languages - VHDL, Hardware Description Language, Verilog, Systemverilog, List of Verilog Simulators, Systemc, Esterel (Paperback)

Please note that the content of this book primarily consists of articles available from Wikipedia or other free sources online. Pages: 35. Chapters: VHDL, Hardware description language, Verilog, SystemVerilog, List of Verilog simulators, SystemC, Esterel, Handel-C, Four-valued logic, C to HDL, Verilog-AMS, Embedded C++, Tensilica Instruction Extension, MyHDL, A Block diagram Language, VHDL-AMS, Lola, Interoperable PDK Libraries, Numeric std, Flow to HDL, JHDL, ELLA, Open Verification Library, Advanced Boolean Expression Language, Warp, IEEE 1076, Altera Hardware Description Language, IEEE 1164, SpecC, Averest, Lustre, Network Description Language, SyncCharts, Esterel Studio, Verilogcsp, Gezel, PALASM, SystemRDL, Register transfer notation, Delta delay, Ruby. Excerpt: In the semiconductor and electronic design industry, SystemVerilog is a combined Hardware Description Language and Hardware Verification Language based on extensions to Verilog. SystemVerilog started with the donation of the Superlog language to Accellera in 2002. The bulk of the verification functionality is based on the OpenVera language donated by Synopsys. In 2005, SystemVerilog was adopted as IEEE Standard 1800-2005. In 2009, the standard was merged with the base Verilog (IEEE 1364-2005) standard, creating IEEE Standard 1800-2009, the current version. The feature-set of SystemVerilog can be divided into two distinct roles: The remainder of this article discusses the features of SystemVerilog not present in Verilog-2005. Enhanced variable types add new capability to Verilog's "reg" type: logic my_var;Verilog-1995 and -2001 limit reg variables to behavioral statements such as RTL code. SystemVerilog extends the reg type so it can be driven by a single driver such as gate or module. SystemVerilog names this type "logic" to remind users that it has this extra capability and is not a hardware register. The names "logic" and "reg" are interchangeable. A signal with more than one driver needs to be de...