This book presents novel research techniques, algorithms,
methodologies and experimental results for high level power
estimation and power aware high-level synthesis. Readers will learn
to apply such techniques to enable design flows resulting in
shorter time to market and successful low power ASIC/FPGA design.
Is the information for this product incomplete, wrong or inappropriate?
Let us know about it.
Does this product have an incorrect or missing image?
Send us a new image.
Is this product missing categories?
Add more categories.
Review This Product
No reviews yet - be the first to create one!