Symbolic Methods Applied to Formal Verification and Synthesis in Embedded Systems Design (Paperback)


Delivery AdviceNot available

Toggle WishListAdd to wish list
Review this Item

Customer Reviews

No reviews or ratings yet - be the first to create one!

Product Details

General

Imprint

Shaker Verlag Gmbh, Germany

Country of origin

Germany

Series

Technische Informatik

Release date

March 2000

Availability

We don't currently have any sources for this product. If you add this item to your wish list we will let you know when it becomes available.

Authors

Dimensions

205 x 145mm (L x W)

Format

Paperback

Pages

168

ISBN-13

978-3-8265-7193-0

Barcode

9783826571930

Categories

LSN

3-8265-7193-2



Trending On Loot