Nano-Scale CMOS Analog Circuits - Models and CAD Techniques for High-Level Design (Electronic book text)

, ,

Reliability concerns and the limitations of process technology can sometimes restrict the innovation process involved in designing nano-scale analog circuits. The success of nano-scale analog circuit design requires repeat experimentation, correct analysis of the device physics, process technology, and adequate use of the knowledge database.

Starting with the basics, Nano-Scale CMOS Analog Circuits: Models and CAD Techniques for High-Level Design introduces the essential fundamental concepts for designing analog circuits with optimal performances. This book explains the links between the physics and technology of scaled MOS transistors and the design and simulation of nano-scale analog circuits. It also explores the development of structured computer-aided design (CAD) techniques for architecture-level and circuit-level design of analog circuits.

The book outlines the general trends of technology scaling with respect to device geometry, process parameters, and supply voltage. It describes models and optimization techniques, as well as the compact modeling of scaled MOS transistors for VLSI circuit simulation.

OCo Includes two learning-based methods: the artificial neural network (ANN) and the least-squares support vector machine (LS-SVM) method

OCo Provides case studies demonstrating the practical use of these two methods

OCo Explores circuit sizing and specification translation tasks

OCo Introduces the particle swarm optimization technique and provides examples of sizing analog circuits

OCo Discusses the advanced effects of scaled MOS transistors like narrow width effects, and vertical and lateral channel engineering

Nano-Scale CMOS Analog Circuits: Models and CAD Techniques for High-Level Design describes the models and CAD techniques, explores the physics of MOS transistors, and considers the design challenges involving statistical variations of process technology parameters and reliability constraints related to circuit design.

"


Delivery AdviceNot available

Toggle WishListAdd to wish list
Review this Item

Product Description

Reliability concerns and the limitations of process technology can sometimes restrict the innovation process involved in designing nano-scale analog circuits. The success of nano-scale analog circuit design requires repeat experimentation, correct analysis of the device physics, process technology, and adequate use of the knowledge database.

Starting with the basics, Nano-Scale CMOS Analog Circuits: Models and CAD Techniques for High-Level Design introduces the essential fundamental concepts for designing analog circuits with optimal performances. This book explains the links between the physics and technology of scaled MOS transistors and the design and simulation of nano-scale analog circuits. It also explores the development of structured computer-aided design (CAD) techniques for architecture-level and circuit-level design of analog circuits.

The book outlines the general trends of technology scaling with respect to device geometry, process parameters, and supply voltage. It describes models and optimization techniques, as well as the compact modeling of scaled MOS transistors for VLSI circuit simulation.

OCo Includes two learning-based methods: the artificial neural network (ANN) and the least-squares support vector machine (LS-SVM) method

OCo Provides case studies demonstrating the practical use of these two methods

OCo Explores circuit sizing and specification translation tasks

OCo Introduces the particle swarm optimization technique and provides examples of sizing analog circuits

OCo Discusses the advanced effects of scaled MOS transistors like narrow width effects, and vertical and lateral channel engineering

Nano-Scale CMOS Analog Circuits: Models and CAD Techniques for High-Level Design describes the models and CAD techniques, explores the physics of MOS transistors, and considers the design challenges involving statistical variations of process technology parameters and reliability constraints related to circuit design.

"

Customer Reviews

No reviews or ratings yet - be the first to create one!

Product Details

General

Imprint

Crc Press

Country of origin

United States

Release date

September 2018

Availability

We don't currently have any sources for this product. If you add this item to your wish list we will let you know when it becomes available.

First published

2014

Authors

, ,

Format

Electronic book text

Pages

408

ISBN-13

978-1-4665-6428-2

Barcode

9781466564282

Categories

LSN

1-4665-6428-8



Trending On Loot