0
Your cart

Your cart is empty

Books > Professional & Technical > Electronics & communications engineering > Electronics engineering > Circuits & components

Buy Now

Wafer-Level Integrated Systems - Implementation Issues (Hardcover, 1989 ed.) Loot Price: R4,722
Discovery Miles 47 220
Wafer-Level Integrated Systems - Implementation Issues (Hardcover, 1989 ed.): Stuart K. Tewksbury
Wafer-Level Integrated Systems - Implementation Issues (Hardcover, 1989 ed.): Stuart K. Tewksbury

Share your images

Wafer-Level Integrated Systems - Implementation Issues (Hardcover, 1989 ed.)

Stuart K. Tewksbury

Series: The Springer International Series in Engineering and Computer Science, 70

 (sign in to rate)
Loot Price R4,722 Discovery Miles 47 220 | Repayment Terms: R439 pm x 12*

Bookmark and Share

Expected dispatch within 7 - 15 working days

From the perspective of complex systems, conventional Ie's can be regarded as "discrete" devices interconnected according to system design objectives imposed at the circuit board level and higher levels in the system implementation hierarchy. However, silicon monolithic circuits have progressed to such complex functions that a transition from a philosophy of integrated circuits (Ie's) to one of integrated sys- tems is necessary. Wafer-scale integration has played an important role over the past few years in highlighting the system level issues which will most significantly impact the implementation of complex monolithic systems and system components. Rather than being a revolutionary approach, wafer-scale integration will evolve naturally from VLSI as defect avoidance, fault tolerance and testing are introduced into VLSI circuits. Successful introduction of defect avoidance, for example, relaxes limits imposed by yield and cost on Ie dimensions, allowing the monolithic circuit's area to be chosen according to the natural partitioning of a system into individual functions rather than imposing area limits due to defect densities. The term "wafer- level" is perhaps more appropriate than "wafer-scale". A "wafer-level" monolithic system component may have dimensions ranging from conventional yield-limited Ie dimensions to full wafer dimensions. In this sense, "wafer-scale" merely represents the obvious upper practical limit imposed by wafer sizes on the area of monolithic circuits. The transition to monolithic, wafer-level integrated systems will require a mapping of the full range of system design issues onto the design of monolithic circuit.

General

Imprint: Springer
Country of origin: Netherlands
Series: The Springer International Series in Engineering and Computer Science, 70
Release date: 1989
First published: March 1989
Authors: Stuart K. Tewksbury
Dimensions: 234 x 156 x 26mm (L x W x T)
Format: Hardcover
Pages: 456
Edition: 1989 ed.
ISBN-13: 978-0-7923-9006-0
Barcode: 9780792390060
Categories: Books > Professional & Technical > Electronics & communications engineering > Electronics engineering > Circuits & components
Promotions
LSN: 0-7923-9006-7

Is the information for this product incomplete, wrong or inappropriate? Let us know about it.

Does this product have an incorrect or missing image? Send us a new image.

Is this product missing categories? Add more categories.

Review This Product

No reviews yet - be the first to create one!

Loyalty partners