Extreme Temperature Memory Design Using Silicon On Sapphire Technology (Paperback)


This book describes the high temperature memories as part of the design for 275 C HC11 microcontroller and 200 C LEON3 processor using the 0.5 um Peregrine SOS CMOS technology, which are suitable for aerospace, well logging, solar controllers, and automotive applications. In this book, we have demonstrated high temperature memories for microprocessor designs using the 0.5um Peregrine SOS CMOS technology, which can be useful for aerospace, well logging, solar controllers, automobile and other high temperature environment applications. The memories were designed with aid from the measured data, addressing write and read stability in the context of floating body effect, kink effect, shrinking ION/IOFF currents. Especially a novel 6T PMOS SRAM cell and a stacked-NMOS sense amp were designed to solve these issues. Also, SRAM design with Encounter support has been demonstrated to be a fast time to market memory design solution."

R1,543

Or split into 4x interest-free payments of 25% on orders over R50
Learn more

Discovery Miles15430
Mobicred@R145pm x 12* Mobicred Info
Free Delivery
Delivery AdviceShips in 10 - 15 working days


Toggle WishListAdd to wish list
Review this Item

Product Description

This book describes the high temperature memories as part of the design for 275 C HC11 microcontroller and 200 C LEON3 processor using the 0.5 um Peregrine SOS CMOS technology, which are suitable for aerospace, well logging, solar controllers, and automotive applications. In this book, we have demonstrated high temperature memories for microprocessor designs using the 0.5um Peregrine SOS CMOS technology, which can be useful for aerospace, well logging, solar controllers, automobile and other high temperature environment applications. The memories were designed with aid from the measured data, addressing write and read stability in the context of floating body effect, kink effect, shrinking ION/IOFF currents. Especially a novel 6T PMOS SRAM cell and a stacked-NMOS sense amp were designed to solve these issues. Also, SRAM design with Encounter support has been demonstrated to be a fast time to market memory design solution."

Customer Reviews

No reviews or ratings yet - be the first to create one!

Product Details

General

Imprint

Lap Lambert Academic Publishing

Country of origin

Germany

Release date

July 2012

Availability

Expected to ship within 10 - 15 working days

First published

July 2012

Authors

Dimensions

229 x 152 x 7mm (L x W x T)

Format

Paperback - Trade

Pages

124

ISBN-13

978-3-659-15730-1

Barcode

9783659157301

Categories

LSN

3-659-15730-9



Trending On Loot